
Formal Verification Engineer
L&T Technology Services
The Role
Overview
Verify hardware IP blocks using formal methods and tools like Jasper/VC-Formal.
Key Responsibilities
- property proving
- bug detection
- test planning
- model development
- specification development
- methodology design
Tasks
Proving properties of the design, finding design bugs, and working closely with design teams to help improve the micro-architecture. Developing comprehensive formal verification test plan that includes unique verification requirement Developing and implementing re-usable and optimized formal models and verification code base Crafting novel and creative solutions for modelling and proving robustness of complex design micro-architectures As a formal verification engineer working the complete formal verification for single or multiple design blocks and IP's (CPU, Connectivity IP, Audio and Image Processing IP, Neural Networks IP, Memory/DMA Controller, Security IP, Peripheral IP, Interconnects, Power management subsystems, etc.), you will be responsible for: - Working with Silicon's world-class design engineers to develop a formal micro-architecture specification Architecting correct-by-construction design methodologies for improved formal verification efficiency and productivity.
Requirements
- python
- jasper
- sv/uvm
- soc
- temporal logic
- formal verification
What You Bring
Skills in Python, Perl, or Shell scripting (a plus). Design verification, Formal DV, Jasper, Formality, SV/UVM, SoC, IP, Code coverage, Functional Coverages Understanding of temporal logic assertions Experience with complex verification projects that used formal techniques for closure Experience with at least one formal verification tool (e.g., Cadence Jasper, Synopsys VC-Formal).
People Also Searched For
Quality Control jobs in San Jose , California , US
Quality Manager jobs in San Jose , California , US
Quality Engineer jobs in San Jose , California , US
Quality Control jobs in California , US
Quality Manager jobs in California , US
Quality Engineer jobs in California , US
Quality Control jobs in San Jose , US
Quality Manager jobs in San Jose , US
Quality Engineer jobs in San Jose , US
Benefits
The expected salary range for this position is between $120K - $250K annually. The actual salary may vary based upon several factors including, but not limited to, relevant skills/experience, time in role, base salary of internal peers, prior performance, business line, and geographic/office location.
The Company
About L&T Technology Services
-a leading provider of engineering and R&D services. -a focus on digital transformation and innovation in industries like aerospace, automotive, healthcare, and more. -cutting-edge solutions in IoT, AI, machine learning, and automation for smarter operations. -designing future-ready vehicles, enhancing medical technology, and optimizing industrial processes. -known for expertise in next-gen technologies and sustainable solutions for sectors like energy, transportation, and manufacturing. -an integral player in the global R&D ecosystem, partnering with top-tier firms for digitalization. -continuous investment in advanced technologies for engineering innovation and service delivery.
Sector Specialisms
MedTech
Process Industry
Industrial Products
Semiconductors
Media & Entertainment
Oil & Gas
Public Infrastructure & Smart Cities
Automotive
Commercial Vehicles
Aerospace
Industrial Machinery
Building Technology
Electric & Power
FMCG
Telecom & Hi-Tech
Computing & ISV
Consumer Electronics
Hyperscalers
NexGen Communications
